RISC-V Architecture and DSP Processor Design Design and implement a high-performance RISC-V DSP core from ISA to SoC (Zhang Zhiwei)（Z-Library）
Scan to open this page
Scan with your phone to open this page
RISC-V Architecture and DSP Processor Design Design and implement a high-performance RISC-V DSP core from ISA to SoC (Zhang Zhiwei)（Z-Library）
Science
Design a high-performance RISC-V DSP with the SpringCore architecture. Create custom ISA extensions, build an 8-stage pipelined processor, add LLVM toolchain support, debug with OpenOCD, and integrate the core into a full SoC for real-time control.
AI Reading Assistant
Whole-book reading guide from stratified index samples; jump to passages in the text
Open WeChat or Alipay and scan. No login required.
Tags
AI categories
Shown after the reading guide is generated (max 3)
Loading comments...
Reply to Comment
Edit Comment